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Analysis of DC-Link Current Influence on
Temperature Variation of Capacitor
in a Wind Turbine Application
Young jong Ko , Student Member, IEEE, Holger Jedtberg , Student Member, IEEE,
Giampaolo Buticchi , Senior Member, IEEE, and Marco Liserre, Fellow, IEEE
Abstract—Back-to-back converters for wind turbine systems
feature capacitors in the dc-link to maintain a stable voltage and
to decouple a generator from the electric grid. The electrolytic ca-
pacitors are typically chosen for their advantages; a higher energy
density and a higher capacitance at lower costs. Long-term field
experiences and recorded failure data revealed that the capacitors
are one of the most frequent failure reasons for the wind turbine
system. The current profile of the capacitors is highly responsible
for this degradation, since it determines the dissipated power of
the capacitor. This paper analyzes the actual current profile in the
dc-link capacitor of a back-to-back converter for wind turbine ap-
plication. A power converter is also designed to generate sinusoidal
current at arbitrary frequency and arbitrary dc bias voltage for
testing purposes. The experimental results confirm that the pro-
posed power converter enables us to derive the correlation between
the current frequency and the temperature variation of capacitor.
Index Terms—Back-to-back converter, electrolytic capacitor, re-
liability, wind turbine, ripple current stress.
I. INTRODUCTION
H IGH reliability has become the most important require-ment for wind turbine installation, in order to reduce
maintenance costs and ensure a high system availability. The
failures are mostly located in the power converter part and
the capacitors are responsible for 60% of the failures [1]–[3].
Therefore, condition monitoring methods have been proposed
to evaluate the capacitor health status by estimating the internal
parameters [4]–[7]. Furthermore, the useful lifetime estimation
methods have been proposed in [8]–[11] for a scheduled main-
tenance, which are based on the lifetime model derived by the
Physics of Failure approach [12], [13].
On the other hand, core temperature is the most influenc-
ing factor for the capacitors lifetime [14]–[17], and it depends
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on the ambient as well as the power losses inside the capaci-
tor, which are depending mainly on the current profile. There-
fore, many research works investigated the current spectrum
[18]–[21] and the current reduction by synchronization of car-
rier signals in a back-to-back converter [22], [23]. However, a
clear correlation between the current harmonics and the lifetime
(or core temperature variation) in such research works is still
missing.
After analyzing the capacitor current spectra under different
operating conditions, this paper proposes a power converter to
perform capacitor testing. The idea is to individuate via simula-
tions the capacitor current spectrum and to reproduce them with
the realized test setup. To define the frequency range, the dc-
link capacitor current in the two-level back-to-back converter is
identified, with consideration of different power and power fac-
tors in Section II. Then, in Section III, the impact on the lifetime
is discussed taking the typical model of electrolytic capacitor to
highlight the motivation. Before demonstrating the temperature
variation in Section V, the power converter is proposed to inject
sinusoidal current at various frequencies, which are obtained
based on a real operation, to the capacitor under test (CUT) in
Section IV. The challenge in its design is to achieve a low total
harmonic distortion (THD) to derive further clear correlation.
Moreover, it is as well required to control the bias voltage on
the CUT; the parallel control strategy is proposed and verified
by the experimental results. Finally, this paper is concluded in
Section VI.
II. ANALYSIS OF DC-LINK CAPACITOR CURRENT IN
BACK-TO-BACK CONVERTER
In this section, the dc-link capacitor current is identified in
accordance with operating points to provide the information
of the current spectrum. The capacitor current (ilink,c ) can be
calculated by the subtraction between the machine-side current
(ilink,m ) and the grid-side current (ilink,g ) as (1), considering
the two-level back-to-back converter shown in Fig. 1
ilink,c(t) = ilink,m (t)− ilink,g (t) (1)
where the subscript c denotes the capacitor-side, the subscript
m is the machine-side, and the subscript g is the grid-side.
Then, referring [18], the capacitor current can be mathematically
expressed as (2), shown at the bottom of the next page. The
0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. Two-level back-to-back converter used as a case study.
derivation of machine- and grid-side equations is also presented
in Appendix B.
In the following analysis, the three currents (ilink,m , ilink,g ,
ilink,c ) of 2 MW wind turbine, whose specification is shown in
Table A-1 (see Appendix A), is simulated under four operating
points in Table II (see Appendix A). It is assumed that the
carriers of machine- and grid-side are synchronized to cancel
the first harmonics of switching frequency as well as the power
factor of the machine-side is set to 0.98 since no magnetizing
current needs to be provided to permanent magnet synchronous
generator (PMSG) [24], [25].
On the other hand, the power factor of the grid-side could be
controlled within a defined boundary by the German grid code
[26], [27]. Following the definition of variant 1, the boundary
of the power factor angle in the grid-side, which is presented in
(3), is considered
−48.99◦ ≤ ϕ0,g ≤ 67.38◦. (3)
The current waveforms of the machine-, grid-, and capacitor-
side under the operating point 2 (see Table A-2 in Appendix
A) are simulated in Fig. 2, along with their harmonic spec-
trum. Focusing on the harmonic spectrum, while the machine-
and grid-side current contain both low-order harmonics and
high-order harmonics as shown in Fig. 2(a) and (b), it can be
observed that the harmonics of the capacitor-side current are
dominantly distributed at high-order harmonics, as shown in
Fig. 2(c).
In Fig. 3, the harmonics variation of the capacitor current is
shown in accordance with the operating point (generated power)
and the power factor of the grid-side. The harmonics ampli-
tude accordingly increases by the increased power as shown in
Fig. 3(a). Fig. 3(b) shows the influence of the power factor on
the capacitor-side current spectrum, and the side-band harmon-
ics are increased with the lower power factor.
As a conclusion, the high-order harmonics of around a · fs
mainly affects the lifetime of dc-link capacitors, where the fs is
the switching frequency and the a is the integer.
III. LIFETIME CONSIDERATIONS FOR ELECTROLYTIC
CAPACITORS
A. Electrolytic Capacitor Model
A simplified model of an electrolytic capacitor is depicted in
Fig. 4, where C is the terminal capacitance, CD and RD account
for the losses caused by the dielectric, R0 is the combined
constant resistance of terminals, tabs, and foils, respectively,
and Rt is the resistance of the electrolyte [28]. It should be
ilink,c(t) =
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Fig. 2. Simulated current waveform and its harmonic spectrum in (a) machine-side, (b) grid-side, and (c) capacitor under operating point no. 2 of Table II in
Appendix A.
Fig. 3. Harmonics distribution of dc-link capacitor current depending on (a) generated power and (b) power factor angle of grid-side.
noted that the capacitor model is also containing an inductive
part in series. For the following analysis, this inductance will
be neglected, following the assumption that the capacitor is
operated well below its resonance frequency. The equivalent
series resistance (ESR) represents the real part of the capacitor’s
impedance. Therefore, it can be expressed as
RESR = R0 + Rf + Rt (4)
where Rf represents the frequency-dependent resistance of the
dielectric layer, which is composed by CD and RD , and Rt is
the temperature-dependent part due to the characteristics of the
employed electrolyte [17], [28]. Since with increasing temper-
ature the viscosity of the electrolyte changes, its conductivity
increases, which in turn leads to a reduction in ESR due to Rt .
This effect can be modeled by applying (5), where Rt,b is Rt
at base temperature Tb , Ts is the hotspot temperature of the
capacitor, and SF denotes a capacitor-dependent temperature
sensitivity factor [28]
Rt = Rt,b(Tb) · e
T b −T s
S F . (5)
In Fig. 5, the ESR is plotted against frequency for different
temperatures in accordance to [28]. As discussed before, it can
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Fig. 4. Equivalent model of electrolytic capacitor.
Fig. 5. Variation of ESR with respect to ripple current frequency and temper-
ature [28].
be seen that the ESR decreases as temperature increases. More-
over, it can be noted that increasing frequencies also lead to a
decrease in ESR due to Rf .
B. Impact of Capacitor Current on Lifetime
As stated before, the capacitor’s current modifies the ca-
pacitor’s temperature, affecting the lifetime. The hotspot
temperature of the capacitor can be estimated by applying (6),
where Ta denotes the ambient temperature, ΔT is the additional
heating caused by the power dissipation Pd , and the thermal re-
sistance from hotspot to ambient of the capacitor Rth
Ts = Ta + ΔT = Ta + Pd ·Rth. (6)
Since the ESR exhibits a frequency-dependent behavior, for
the correct calculation of Pd the knowledge of the RMS ca-
pacitor current at the corresponding frequencies is needed [19],
[22]. Therefore, the spectral analysis of the previous paragraph
can be adopted for the calculation of the different harmonic
components. By knowing the capacitor current harmonics, Pd
can be calculated by
Pd =
n∑
i=1
I2R,i ·RESR,i (7)
where IR,i and RESR,i denote the RMS ripple current and the
ESR at frequency harmonic i, respectively, with i = 1, 2, . . . , n
L = L0 · 2
T max−T a
1 0 K · 21−
(
I a
I 0
)2
·Δ T 0A ·
(
Va
V0
)−m
. (8)
The lifetime model of an electrolytic capacitor is shown in
(8), where L0 denotes the lifetime at nominal values as given
in the manufacturer’s datasheets, Tmax is the maximum permis-
sible temperature, Ia is the applied capacitor current, I0 is the
rated capacitor current, ΔT0 is the temperature increase when
I0 is applied, A is the temperature coefficient, Va is the ap-
plied voltage, V0 is the nominal voltage, and m accounts for
the manufacturer-dependent voltage factor as discussed in [29].
The model consists of three parts, where each part is consid-
ered as one of the three major stressors. The impact of the
ambient temperature follows the Arrhenius rule, which con-
stitutes a doubling in lifetime for each 10 K temperature de-
crease. Moreover, the applied voltage is taken into account in
this model, since an increasing voltage level causes degrada-
tion due to electrolyte evaporation effects, which in turn affects
the lifetime of the capacitor. As mentioned above, the ripple
current is influencing the capacitor’s lifetime by acting on the
temperature rise ΔT , which is also taken into account in (8).
The factor A accounts for the higher impact of ΔT on the life-
time, since it is evaluated experimentally by some manufacturers
that the lifetime is bisected by an increase of, e.g., 7–10 K in
ΔT [12].
Degradation of the capacitor is not included in (8). Since the
heat rise due to the capacitor current causes electrolyte evapo-
ration, it leads to the degradation of the capacitor’s parameters,
being the ESR and the capacitance C, respectively. As discussed
in [30], the ESR will increase with time, whereas C might
decrease.
As can be seen from the analysis in Section II, the overall
capacitor current is independent from the capacitor parame-
ters. Nevertheless, since the capacitor parameters change over
time due to degradation, the lifetime of the capacitor will be
affected. An increase in ESR will lead to an increase of the
hotspot temperature, which in turn may lead to a faster degra-
dation due to increased electrolyte evaporation. In the case of a
dc-link capacitor tank with several branches in parallel sharing
the overall current, degradation will still lead to an increasing
ESR of the respective capacitor, but since the impedance of the
respective branch will increase accordingly, the current shar-
ing within the capacitor tank will change. The current will not
be shared equally anymore, but branches with less aged capac-
itors, and therefore, lower impedance values will carry more
current than branches with more aged capacitors. Thereby, the
aging of the more stressed capacitors will be increased due to
the higher power dissipation and the subsequent increased tem-
perature stress, leading to a reduction in lifetime of the overall
capacitor tank. Thus, in order to better understand and predict
the lifetime of capacitors employed in dc-link applications, it
is necessary to quantify the impacts of mission profile oriented
stresses on capacitor hotspot temperature.
IV. POWER CONVERTER FOR CAPACITOR TEST [29]
A. Topology Selection
The power converter in this section aims at injecting the elec-
trical stress to a CUT in order to stress the CUT with sinusoidal
currents having different frequencies obtained in Section II.
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Fig. 6. Possible converters for capacitor test; (a) CHB and (b) HB.
Two possible converters, which are the cascaded H-bridge
(CHB) and the H-bridge (HB) shown in Fig. 6, are discussed
in terms of structure complexity, THD, filter size, and source
voltage. The major challenge is to achieve the given test re-
quirements of the high-frequency sinusoidal currents with a low
THD and the high dc bias voltage on the CUT. It is worth noting
that the low THD is beneficial to the further clear correlation
between the frequency and the temperature variation.
The CHB converter in Fig. 6(a) is composed of three H-bridge
cells connected in series, allowing the multilevel output voltage
with the six times higher equivalent switching frequency by the
phase shifted modulation, and the three times lower source volt-
age for each cell [31], as shown in Fig. 7(a). These features make
the filter inductance to be reduced (by the multilevel voltage and
the high equivalent switching frequency) and the commercially
available switching devices to be acceptable to generate the high
dc bias voltage on the CUT (by the lower source voltage of each
cell). On the other hand, the HB converter in Fig. 6(b) is consid-
ered for the system complexity point of view, since this can be
realized with 1/3 less number of switching devices and voltage
sources in comparison with the CHB converter; nevertheless,
the advantages of the CHB converter cannot be matched by the
HB converter, as shown in Fig. 7(b).
Fig. 7. Output voltage and its harmonic spectrum of (a) CHB and (b) HB.
Fig. 8. THD as a function of filter inductance under different switching fre-
quencies in case of (a) CHB and (b) HB.
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Fig. 9. (a) Concept of parallel control strategy and (b) its control block diagram.
Fig. 10. Typical schemes of capacitor bank in a back-to-back converter; (a)
internally paralleled and (b) not internally paralleled.
In the following, the THD performance of each converter
is evaluated by a mathematically derived equation, which is a
function of the filter inductance and the switching frequency.
The dc bias voltage of the CUT can be defined as
VC,dc = 6 · VS · (D − 0.5) (9)
where VS is the source voltage and D represents the duty ratio
whose range is from zero to one. The voltage drop across the
filter inductor is determined by a relation between VS and VC,dc
as
VL = 3 · VS − VC,dc . (10)
Then, the switching ripple current is given as
ΔIL =
VL ·D
L · fS (CHB)
ΔIL =
3 · VL ·D
L · fS (HB) (11)
where L is the filter inductance and fS denotes the device
switching frequency.
By substituting (9) and (10) into (11), the switching ripple
current can be defined as a function of L, fS , and D, assuming
that VS is constant
ΔIL (L, fS , D) =
VS · (1−D) ·D
L · fS (CHB)
ΔIL (L, fS , D) =
3 · VS · (1−D) ·D
L · fS (HB). (12)
Consequently, the THD can be determined by (12) and am-
plitude of the capacitor current as
THD =
ΔIL (L, fS , D)
|iC,ac | . (13)
The THD of each converter is shown in Fig. 8 as a function of
the filter inductance with different switching frequencies, where
D is fixed to 0.5 for simplicity. In order to achieve the same THD
performance with the HB, either a bigger filter inductance or a
higher switching frequency needs to be chosen. However, the
bigger filter inductance leads a lower effective dc bias voltage
on the CUT due to a higher voltage drop across the filter, which
implies a higher source voltage to be required. Even though
the filter inductance can be reduced by employing the higher
switching frequency, this is limited by the commercially avail-
able switching devices. The relation between the total source
voltage and the voltage drop on the filter inductor is presented
in (14), and this should be satisfied in order to provide the iC,ac
in combination with the VC,dc
VS ≥ VC,dc + 2 · π · fIC · L · iC,ac (14)
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where fIc denotes the fundamental frequency of iC,ac .
Consequently, the CHB converter is reasonable solution for
this purpose, since the better THD performance can be achieved
with the lower filter inductance and the slower switching fre-
quency, then, in turn, this leads the lower source voltage and the
lower block voltage of the switching devices.
B. Parallel Control Strategy
As stated before, the sinusoidal current (iC,ac) and the dc bias
voltage (VC,dc) on the CUT should be simultaneously controlled
and this can be done by the proposed parallel control strategy
shown in Fig. 9(a). As shown in Fig. 9(b), the current and the
voltage control are accomplished by means of the proportional
resonance (PR) and the proportional integral (PI) loop, respec-
tively, and the final reference (V ∗m ) is obtained by the summation
of their output as
V ∗m = V
∗
m,dc + v
∗
m,ac
= V ∗m,dc + V
∗
m,ac · cos (ωt + ϕ)
(15)
where V ∗m,dc is the output of the voltage control loop, v∗m,ac is
the output of the current control loop, ω is the angular frequency,
and Φ denotes the initial phase. The proposed control strategy
also features to decouple the two paralleled control loops in
order to prevent a conflicting target, since the current (iC,ac)
through the CUT causes a ripple voltage on the dc bias voltage
(VC,dc) as
VC = VC,dc + vC,r (16)
where vC,r is the ripple component that is coupled with the
current. Hence, this component should be eliminated and can
be expressed by the capacitance of the CUT and the current
reference as
vC,r =
1
s
· 1
ωC
· i∗C,ac . (17)
By adding the above-mentioned equation to the reference
of the dc bias voltage (V ∗C,dc) and, then, substituting it by the
measured voltage (VC ), only dc component can be fed to the
voltage controller.
To conclude the section, it is worth noting that the proposed
control block in Fig. 9(b) provides single sinusoidal currents in
order to analyze the effect of each single frequency based on the
decomposition of considered current profile. However, the real
current profile could be synthesized with additional PR current
controllers to combine the impacts of several harmonic compo-
nents. Moreover, the feedback controller could be mathemati-
cally designed with consideration of the system nonlinearity for
precise and stable performance in [32]. Finally, the presented
analysis can be adopted to other applications that feature dc-link
capacitors, like the uninterrupted power supplies [33].
V. EXPERIMENTAL RESULTS
The typical configuration of a dc-link capacitor bank in a
back-to-back converter is shown in Fig. 10 [34]. In this experi-
ment, a single capacitor in the capacitor bank is targeted for the
purpose of this paper.
Fig. 11. Configuration of entire experimental setup; seven-level CHB con-
verter, monitoring systems, temperature chamber, and CUT integrated with
fiber optic sensor.
Fig. 12. High-frequency sinusoidal current of (a) 2 kHz and (b) 3 kHz at dc
bias voltage of 150 V [29].
As shown in Fig. 11, the developed setup is composed of
the seven-level CHB converter controlled by a microprocessor
“MPC5643L,” the monitoring system for current and voltage on
the CUT, and the temperature chamber to keep the ambient tem-
perature at a same level during a test. Moreover, a temperature
sensor is integrated into the CUT in order to measure directly
the core temperature variation, which brings more precise re-
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Fig. 13. Dynamic characteristic of (a) dc bias voltage control and (b) sinusoidal current control [29].
Fig. 14. ESR measurement of CUT.
sults than estimating methods through a case temperature and a
thermal impedance [4], [5]. The core temperature of the CUT is
measured by fiber optic sensors “OTG-A” and recorded by the
signal conditioner “ProSens.”
As stated in the previous section, the challenge of this work
is to generate the high-frequency sinusoidal current in few kHz
and to regulate the dc bias voltage simultaneously. The proposed
control strategy is verified in Fig. 12(a) and (b) with controlled
currents of 2 kHz and 3 kHz at the bias voltage of 150 V,
respectively.
The paralleled control strategy allows basically the two pa-
rameters (the sinusoidal current and the dc bias voltage) to
be controlled and the decoupling feed-forward term serves the
ability of the completely separated control. This is confirmed
through showing the dynamic characteristic in Fig. 13. Fig. 13(a)
shows the case of the voltage control from 150 V to 200 V with
the fixed current at 15 Apeak . The opposite case that the current
is regulated from 15 Apeak to 21 Apeak while the voltage is fixed
at 150 V is shown in Fig. 13(b). As it can be seen in both the
cases, the change of one parameter does not affect the control
performance of another parameter.
In Fig. 14, the ESR of the CUT (aluminum electrolytic ca-
pacitor 4500 μF, 500 V) measured at different frequencies is
depicted and this is done with an LCR meter. As it can be seen,
the ESR shows the frequency-dependent behavior as described
in Section III. In order to verify the capabilities of the test
setup at room temperature, constant amplitude ripple currents
(14.3 Arms) are applied to the CUT at different fundamental
frequencies and the resulting hotspot temperatures are mea-
sured. The temperature differences between hotspot and am-
Fig. 15. Measurement of differences between core and ambient temperatures
(ΔTh ,a ) and case and ambient temperatures (ΔTc,a ) at constant amplitude
sinusoidal currents at different fundamental frequencies.
bient ΔTh,a and case and ambient ΔTc,a , respectively, are
shown in Fig. 15. In this context, case temperature refers to
the temperature measured at the side of the capacitor can. Since
the amplitude of the applied ripple current is fixed, it is ex-
pected that the curve of the hotspot temperature shows a pro-
portional behavior to the measured curve of the ESR as shown
in Fig. 14. As can be seen from Fig. 15, the progression of
the measured temperature curves of both, ΔTh,a and ΔTc,a ,
respectively, matches well the expectations. The measurements
can be repeated for capacitors at different aging stages. Since
the ESR of the capacitor will increase with increasing degra-
dation, a higher hotspot temperature is to be expected in the
experiments.
VI. CONCLUSION
This paper proposed a capacitor test setup to control sinu-
soidal currents at variable frequency and different dc bias volt-
ages to reproduce the operating condition of the dc-link of a
wind turbine system. This leads to the better understanding of
relation between current harmonics and the capacitor hotspot
temperature. To consider a real operating condition, the dc-link
current in a back-to-back converter was decomposed as case
study, and it was pointed out that the current harmonics are
mainly distributed around the switching frequency harmonics.
It was confirmed that this test requirement of high-frequency
current in combination with dc voltage offset can be performed
by the proposed converter and the control strategy. Finally, the
capability of the test setup to provide sinusoidal test currents
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for a broad range of frequencies was demonstrated by means
of temperature measurements of case to ambient and hotspot to
ambient in a test capacitor. Therefore, with the proposed setup it
is possible to quantify impacts of wind turbine dc-link capacitor
operating conditions on the capacitor lifetime.
APPENDIX
A. SYSTEM SPECIFICATION AND SIMULATION CONDITION
TABLE A-1
SPECIFICATION OF WIND TURBINE SYSTEM
Rated power 2 MW
Rated voltage 690 V
Machine-side (PMSG) Rated frequency (fm ) 50 Hz
Number of poles 4
Switching frequency 1 kHz
DC-Link Capacitance (Cd c ) 10 mF
Voltage (Vd c ) 1100 V
Grid-side Line-to-line voltage 690 V
Frequency (fg ) 50 Hz
Switching frequency (fs ) 1 kHz
TABLE A-2
CONSIDERED OPERATING POINTS TO IDENTIFY THEIR IMPACT ON
CURRENT SPECTRUM
No. Power (kW) Machine-side (PMSG) Grid-side
1 128 Rotating speed
(r/min)
600 (20 Hz) Current per
phase (A rm s )
106
Current per phase
(A rm s )
266
2 432 Rotating speed
(r/min)
900 (30 Hz) Current per
phase (A rm s )
360
Current per phase
(A rm s )
600
3 1024 Rotating speed
(r/min)
1200 (40 Hz) Current per
phase (A rm s )
853
Current per phase
(A rm s )
1066
4 2000 Rotating speed
(r/min)
1500 (50 Hz) Current per
phase (A rm s )
1666
Current per phase
(A rm s )
1666
B. CALCULATION OF DC-LINK CURRENT IN BACK-TO-BACK
CONVERTER
The time varying switched dc-link machine- and grid-side
currents are expressed as a summation of each phase currents
multiplied by their corresponding switching function as
ilink,m (t) =
3∑
η=1
Im cos (ωmt + ϕη,m − ϕ0,m )
· Sη,m (t, ωm , ωsw , ϕη,m , ϕpwm ,m )
ilink,g (t) =
3∑
η=1
Ig cos (ωg t + ϕη,g − ϕ0,g )
· Sη,g (t, ωg , ωsw , ϕη,g , ϕpwm ,g ) . (A-1)
TABLE A-3
DEFINITION OF USED SYMBOLS
Symbol Description
ωs w Switching frequency
Jn (X ) First kind Bessel function order n
Im Magnitude of the machine-side current
ωm Fundamental angular frequency of machine-side
ϕη ,m Phase of three-phase voltages (a, b, and c of machine-side)
ϕ0 , m Phase between ac voltage and current of machine-side
ϕpwm, m Phase of machine-side PWM carrier signal
mm , a Modulation index of machine-side
Ig Magnitude of the grid-side current
ωg Fundamental angular frequency of grid-side
ϕη , g Phase of three-phase voltages (a, b, and c of grid-side)
ϕ0 , g Phase between ac voltage and current of grid-side
ϕpwm, g Phase of grid-side PWM carrier signal
ma , g Modulation index of grid-side
η 1, 2, and 3 for phases a, b, and c
The switching function of each phase can be formed by the
phase voltage function as
Sη,m (t, ωm , ωsw , ϕη,m , ϕpwm ,m )
=
vη,m (t, ωm , ωsw , ϕη,m , ϕpwm ,m )
Vdc
Sη,g (t, ωg , ωsw , ϕη,g , ϕpwm ,g )
=
vη,g (t, ωg , ωsw , ϕη,g , ϕpwm ,g )
Vdc
. (A-2)
The vη,m and vη,g are expressed as a function of the time,
the fundamental frequency, the switching frequency, the phase
of three-phase voltages, and the phase of the PWM carrier
signal by
vη,m (t, ωm , ωsw , ϕη,m , ϕpwm ,m )
Vdc
=
1
2
+
2
π
∞∑
n=1
1
n
(
ωm
ωs w
)
× Jn
(
n
(
ωm
ωsw
)
π
2
ma,m
)
sin
(
n
π
2
)
cos (n (ωmt + ϕη,m ))
+
2
π
∞∑
m=1
1
m
J0
(
m
π
2
ma,m
)
sin
(
m
π
2
)
cos (m (ωsw t + ϕpwm ,m ))
+
2
π
∞∑
m=1
∞∑
n=−∞
1
q
Jn
(
q
π
2
ma,m
)
sin
(
(m + n)
π
2
)
× cos (m (ωsw t + ϕpwm ,m ) + n (ωmt + ϕη,m ))
vη,g (t, ωg , ωsw , ϕη,g , ϕpwm ,g )
Vdc
=
1
2
+
2
π
∞∑
n=1
1
n
(
ωg
ωs w
)
× Jn
(
n
(
ωg
ωsw
)
π
2
ma,g
)
sin
(
n
π
2
)
cos (n (ωg t + ϕη,g ))
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+
2
π
∞∑
m=1
1
m
J0
(
m
π
2
ma,g
)
sin
(
m
π
2
)
cos (m (ωsw t + ϕpwm ,g ))
+
2
π
∞∑
m=1
∞∑
n=−∞
1
q
Jn
(
q
π
2
ma,g
)
sin
(
(m + n)
π
2
)
cos (m (ωsw t + ϕpwm ,g ) + n (ωg t + ϕη,g )) (A-3)
where q = m + n(ωm/ωsw ). Finally, by substituting (A-2) and
(A-3) into (A-1), the ilink,m and ilink,g are obtained.
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